Abstract-The silicon pixel detector is the innermost com ponent of the CMS tracking system. Based on the precise measurement of up to three unambiguous space points, it allows an effective pattern recognition even in the multiple track environment near the interaction point. To sustain the efficiency of the pixel tracker at the increased requirements imposed by high luminosities and pile-up, an improved read-out chip is needed. In this contribution, the performance of the current pixel detector will be presented. Furthermore, an outlook will be given on the plans for a first upgrade of the pixel tracker for the running period until the long LHC shutdown in 2022, referred to as Phase I. 
I. INTRODUCTION
T HE present pixel detector is a crucial component of the all-silicon CMS tracker [1], [2] . It was designed to record efficiently and with high precision the first three space-points near the interaction region, up to pseudorapidities I of ±2.5, under operating conditions of 1 x 10 34 em-2s-1 instantaneous luminosity and 40 MHz bunch crossing frequency.
The current pixel detector consists of three barrel layers (BPIX) at radii of 4.4 em, 7.3 em and 10.2 em, and two forward/backward disks (FPIX) at longitudinal positions of ±34.5 em and ±46.5 em and extending in radius from about 6 em to 15 em. The BPIX contains 48 million pixels covering a total area of 0.78 m2 and the FPIX has 18 million channels covering an area of 0.28 m 2. These pixelated detectors produce 3-D measurements along the paths of the charged particles with single hit resolutions between IO!Jl11 and 20 f.Im.
II. CURRENT PIXEL DETECTOR PERFORMANCE
In operation since 2009, the performance of the current pixel detector has been excellent so far [3] : it is running very stably with more than 95% of the pixel channels active during data taking and with only small contributions (rv 10%) to the overall downtime of CMS.
Due to its high segmentation, the pixel detector not only forms high quality seeds for the offline track reconstruction algorithm, but is also used to do fast online tracking in the high level trigger for primary vertex reconstruction, electron/photon identification, muon reconstruction, tau identification and b tagging.
As shown in figure 1, the average module hit efficiency obtained from data collected in 2010 and 2011 exceeds 99% in all pixel detector components for instantaneous luminosities H. Perrey is with the Deutsches Elektronen-Synchrotron (DESY), Germany e-mail: hanno.perrey@desy.de l The pseudorapidity is defined as rt = -In tan(B/2), where B denotes the angle of a particle originating from the interaction point and the beam axis. up to 0. 4 X 10 34 em-2s-1 or rv 40% of the nominal design luminosity of the pixel detector [4] . However, the module hit efficiency decreases as function of the instantaneous lumi nosity with the pixel modules in the innermost layer of the BPIX, layer 1, being affected the most. This is mainly caused by a dynamic inefficiency which increases with hit rate and originates from limitations in the internal buffering of the read out chip [3] . Consequences of this effect will be discussed further in the following sections.
III. PHASE-I U PGRADE PLANS
Thanks to the impressive performance of the LHC machine, While the current pixel tracker is designed for and perform ing well at an instantaneous luminosity of 1 x 10 34 cm -2S-1, it can no longer be operated efficiently at significantly higher values: the pixel detector would suffer from inefficiencies due to readout-induced dead time, tracking inefficiencies or higher fake rates due to difficult pattern recognition, and effects of radiation damage built up over several years of operation.
The combination of these effects would lead to unacceptable loss in sensitivity and physics reach. Additionally, from the standpoint of physics analyzes, further improvements such as an additional pixel layer and a reduction of material are highly desirable to gain in acceptance and in impact parameter resolution.
Therefore, the goal of the Phase I upgrade is to replace the present pixel detector with one that can maintain a high tracking performance at luminosities up to 2 X 10 34 cm-2s-1
and pile-up up to and exceeding 50. The replacement is scheduled for the winter technical stop of 2016/2017. In order to minimize risk and to ensure that the installation procedure can be performed in the short time frame of a technical stop, the existing services such as power cables and optical fibers will be reused.
A. Sensor Technology
In case of the sensors, the design of the current detector will be kept for the upgrade: n+ -in-n sensors with 100 x 150/lln 2 size pixels. This technology choice is known to be sufficiently radiation hard as demonstrated in figure 2 showing the signal of non-irradiated and irradiated CMS pixel barrel sensor samples with different doses as function of the applied bias voltage [5] . The sensors were bump-bonded to read-out chips prior to their irradiation with either pions or protons. The basic operation of the read-out chip (ROC) is to store and output hit information for pixels with charge exceeding a set threshold. As illustrated by figure 1, the current ROC operates nearly dead-time free at low pixel hit rates but suffers from up to 4% data loss in layer 1 at the design luminosity.
This inefficiency is caused by limited buffering and latencies, the most important being overflows in time stamp and data buffers, speed limitation in the transfer of hits from the pixels to the double column periphery, and dead time of a double column while waiting to be read out. To remedy these issues, significant improvements for the current ROC design are under development.
The new ROC features larger data buffers to prevent over flow at high hit occupancies, digital readout for faster data transfers, and an additional buffered readout stage. As a result, for 25 llS operation of the LHC at highest Phase 1 luminosity, data loss due to dead time can be kept below 4.7% in the innermost layer, while it would amount to about 16% for the current detector.
Furthermore, the new ROC brings enhanced analog perfor mance: reduced internal cross-talk and a faster pixel cell com parator allow for lower charge thresholds and the reduction of time-walk effects, respectively. These improvements result in a better and longer lasting performance of the pixel detector in the presence of radiation damage.
C. Detector Geometry & Material Budget
With more interactions per bunch crossing giving rise to additional hits in the tracking detectors, the pattern recognition becomes more difficult. At high pileup the processing of the tracking algorithms is one of the dominant contributions to the CPU time in both the High Level Trigger and the offline processing, and limits the data-taking rate. Under such conditions, the tracking efficiency can only be sustained at the expense of a higher level of fake tracks.
2 The total fluence expected to be accumulated in the innermost layer during
Phase 1 amounts to � 3 x 10 15 neq/cm2 corresponding to an integrated luminosity of 500 fb -1 However, a replacement of layer 1 is forseen every 250fb-1 Furthennore, particularly for higher values of the pseudo rapidity, the current pixel detector contains a sizable amount of material. Photons and pions can be lost in this material due to conversion and nuclear interactions respectively, electrons will lose energy through bremsstrahlung, and charged particles will suffer scattering effects close to the main pp interaction point which can affect vertexing. These effects may contribute to additional confusion for track pattern recognition in a high pileup environment.
To mitigate the negative effects of pileup, the upgraded pixel detector will therefore feature an additional fourth barrel layer and one additional end cap disk on both sides. Figure 3 shows a schematic comparison of the new and present detector designs.
This detector geometry will provide four-hit coverage over the full acceptance range, thus improving pattern recognition and track reconstruction. Furthennore, the radius of the in nermost barrel layer will be reduced from 44 mm down to 29 mm, which will improve the physics performance of the pixel detector in terms of impact parameter resolution and vertex resolution. This makes a new smaller diameter beam pipe necessary which will already be installed in the beginning of 2013.
Since the extra pixel layer adds about rv 50% to the total number of modules it could easily increase the total amount of material of the pixel detector. To avoid this, the upgraded detector, support, and services are redesigned to be lighter than The performance of the CMS b-tagging algorithms were studied using a sample of simulated tf events. Results for the 
V. CONCLUSION
The upgrade of the CMS pixel tracker as proposed in [3] is motivated by the excellent performance of LHC to-date and the anticipated future operation as well as the accumulated radiation damage. Due to data losses in the read-out chip, the present system will not sustain the extreme operating conditions expected in Phase I.
An additional detector layer, reduced material budget and improved readout will maintain or even improve the high tracking performance of the current pixel detector at luminosi ties up to 2 X 10 34 cm-2s-1 and pile-up up to and exceeding 50.
The improvements of the upgraded detector design are broad and substantial and will have a significant impact on the CMS physics reach.
The upgrade will be performed with minimal impact on other detector components during the short time available in the technical stop 2016/2017.
